Notice of References Cited Application/Control No. | Applicant(s)/Patent Under | Reexamination | CORREALE ET AL. | Examiner | Art Unit | Page 1 of 2

U.S. PATENT DOCUMENTS

| . * | | Document Number Country Code-Number-Kind Code | Date MM-YYYY | Name | Classification |
|-----|---|--|-----------------|------------------|----------------|
| * | Α | US-5,517,132 | 05-1996 | Ohara, Kazutake | 326/41 |
| * | В | US-5,990,706 | 11-1999 | Matsumoto et al. | 326/98 |
| * | С | US-6,167,554 | 12-2000 | Ishikawa et al. | 716/1 |
| * | D | US-6,266,798 | 07-2001 | Kanazawa et al. | 716/4 |
| * | E | US-6,941,534 | 09-2005 | Fukasawa, Shinji | 716/8 |
| | F | US- | | | |
| | G | US- | | | |
| | Н | US- | | | |
| | 1 | US- | | | |
| | J | US- | | | |
| | К | US- | | | |
| | L | US- | | | , |
| | М | US- | | | |

FOREIGN PATENT DOCUMENTS

| * | | Document Number Country Code-Number-Kind Code | Date MM-YYYY | Country | Name | Classification |
|---|---|--|-----------------|---------|------|----------------|
| | N | | | | | · |
| | 0 | • | | | | |
| | Р | | | | | |
| | Q | | | | | |
| | R | | | | | |
| | S | | | | | |
| | Т | | | | | |

NON-PATENT DOCUMENTS

| * | | Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages) |
|---|---|---|
| | U | CHEN etal., "On Gate Level Power Optimization Using Dual-Supply Voltages," IEEE Trans. on VLSI Systems, Vol. 9, No. 5, October 2001, pages 616-629 |
| | ٧ | HAMADA et al., "A Top-Down Low Power Design Technique Using Clustered Voltage Scaling with Variable Supply-Voltage Scheme," IEEE 1998 Custom ICs Conference, pages 495-498. |
| | w | IGARASHI et al., "A Low-power Design Method Using Multiple Supply Voltages," 1997 ACM, pages 36-41. |
| | х | ISHIHARA et al., "Lecel Conversion for Dual-Supply Systems," ISLPED '-3, August 25-27, 2003, pages 164-167. |

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.

Notice of References Cited

| Application/Control No. 10/720,562 | Reexamination | Applicant(s)/Patent Under Reexamination CORREALE ET AL. | | |
|---------------------------------------|---------------|---|--|--|
| Examiner | Art Unit | | | |
| Leigh Marie Garbowski | 2825 | Page 2 of 2 | | |

U.S. PATENT DOCUMENTS

| * | | Document Number Country Code-Number-Kind Code | Date MM-YYYY | Name | Classification |
|---|---|--|-----------------|------|----------------|
| | Α | US- | | | |
| | В | US- | | | |
| | С | US- | | | |
| | D | US- | | | |
| | E | US- | | | |
| | F | US- | | | |
| | G | US- | | | |
| | Н | US- | - | | |
| | ı | US- | | | |
| | J | US- | | | |
| | κ | US- | | | |
| | L | US- | | | |
| | М | US- | | | |

FOREIGN PATENT DOCUMENTS

| * | | Document Number Country Code-Number-Kind Code | Date MM-YYYY | Country | Name | Classification |
|---|---|--|-----------------|---------|------|----------------|
| | N | | | | | |
| | 0 | | | | | |
| | Р | | | | | |
| | Q | · | | · | | |
| | R | <u>.</u> | | ٠. | | |
| | S | * | | | | |
| | T | | | | | |

NON-PATENT DOCUMENTS

| * | | Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages) |
|---|----------|--|
| | υ | KANG et al., "Multiple-Vdd Scheduling/Allocation for Partitioned Floorplan," Proc. of the 21 st Int'l Conference on Computer Design, 2003, 7 pages. |
| | V | PANGJUN et al., "Clock Distribution Using Multiple Voltages," ISLPED99, ACM 1999, pages 145-150. |
| | w | USAMI et al., "Low-power Design Methodology and Applications utilizing Dual Supply Voltages," 2000 IEEE, pages 123-128. |
| | х | YEH et al., "Layout Techniques Supporting the Use of Dual Supply Voltages for Cell-Based Designs," 1999 ACM Design Automation Conference, 6 pages. |

[&]quot;A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).) Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.